Two main aspects in hardware software c o-design are hardware software p artitioning and co-synthesis. Most co-design approaches work only on one of these problems. In this paper, an approach coupling hardware software p artitioning and co-synthesis will be presented, working fully-automatic. The techniques have been integrated in the co-design tool Cool 1 supporting the complete design ow from system speci cation to board-level implementation for multi-processor and multi-ASIC target architectures for data-ow dominated applications.
Introduction
Most approaches in co-design work either on techniques for partitioning or co-synthesis using manual partitioning. Hardware software partitioning has been explored intensively, using di erent algorithms to solve this complex optimization problem, e.g. dynamic programming, e v olutionary strategies, mixed integer linear programming or several heuristic approaches. Techniques for interface and communication synthesis have been explored for example in Chinook 1 o r Cosmos 2 . In both approaches, the systems are partitioned manually. This paper presents an approach for a coupled hardware software partitioning and co-synthesis algorithm. It is based on the synthesis of a system controller similar to 3 steering all processors and ASICs according to the computed schedule. All techniques have been implemented in the co-design tool Cool.
The Cool framework
The codesign tool Cool is a framework for implementing hardware software systems starting from a uni ed, implementation independent system level description. The way of specifying systems based on a subset of VHDL and the partitioning algorithms have been described in detail in 4 . Partitioning is either The result of the partitioning phase is 1 a coloured partitioning graph where each colour either represents a hardware or software resource and 2 a static schedule as depicted in gure 2. The goal of the co-synthesis approach i n Cool is to generate synthesizable hardware speci cations in VHDL and software speci cations for compilation in C. In a rst step, a state transition graph STG is generated rep- Then, the original speci cations of the hardware and software parts are re ned using the information annotated at the STG. Communication mechanisms for memory mapped I O and direct communication are inserted to replace the abstract communication channels. To implement a complete hardware software system, additional parts are required: the system controller, steering the complete system according to the computed schedule, data path controllers to support hardware sharing, an I O controller to communicate with the environment and bus arbiters to prevent con icts. These additional pieces will be implemented in hardware, because hardware allows concurrent processes. Cool generates VHDL-speci cations for all Figure 4 : Generated Netlist these additional pieces and a net-list wiring all them as depicted in gure 4. Then, these VHDL-speci cations are synthesized by the high-level synthesis tool Oscar and the commercial synthesis tool Synopsys.
Results
Cool was used during a student project 5 dealing with the design of a fuzzy controller. This fuzzy system was speci ed with Cool about 900 lines of code resulting in a partitioning graph containing 31 nodes. This speci cation was implemented on a target architecture containing a Motorola DSP56001 placed on a plug-in card in a PC and two Xilinx FPGAs 4005 with 196 CLBs each on a board. In addition, a memory card with 64kB static RAM was build and all components were connected by a bus card. Di erent hardware software partitions of the fuzzy controller were implemented and in all cases the time to execute the complete design ow from system speci cation to an implementation on the prototyping board took not more than about 60 minutes. The time-consuming factor was always the hardware synthesis which consumed more than 90 of the design time.
